

Use of Data Quality and Other Metadata for Robust Decision Making in SIPS and WAMPAC Schemes

Oleg Bagleybter, Piotr Sawko

GE Vernova, Grid Automation




GE VERNOVA

PROBLEM STATEMENT:


WHY WAMPAC AND SIPS REQUIRE SPECIAL
TREATMENT FOR DATA QUALITY?

Conventional Protection


Distance



Line Differential



Busbar Differential




- Limited number of data sources (CT/VT)
- Located physically nearby
- In case of using Sampled Values – short communications links

CT/VT Supervision function => if anything goes wrong, block the whole protection element

Large-scale WAMPAC/SIPS project

50+ substations


200+ PMUs




If one or two PMU inputs are missing or have low quality – cannot afford to block everything

12x SIPS controllers
2x 2x 3x redundancy

PMU Data Quality Examples



PMU Data Quality Examples




Conclusion:
WAMS/WAMPAC data are never perfect

PROPOSED SOLUTION:

PROCESS AND PROPAGATE QUALITY
ATTRIBUTES OF THE DATA THROUGH THE
WAMPAC/SIPS ALGORITHMS AND LOGIC


Option 1: Quality processing built “by hand”, abstracted from the main part of the logic



Disadvantage:

- Need an experienced designer to analyze the core logic and build the Q processing accordingly
- If the core logic changes, the Q processing needs to change too

Option 2: Quality built into each primitive logic element



No need for special considerations for quality


Correct Q behaviour is constructed automatically by simply building the core logic scheme

General principles of quality processing


1. If the data is **invalid**, the real value of the signal is presumed unknown. We consider that it can be either TRUE or FALSE for Boolean signals, or any value for analog signals.
2. If we cannot decide – UNAMBIGUOUSLY – what the value of the function output is, then we declare it **invalid**. Otherwise, we declare the output **valid**, even if one or more of the inputs are **invalid**.

Let's apply these principles to a simple OR gate.


Validity processing for an OR gate



Validity processing for an OR gate




Validity processing for an OR gate



The fundamental approach to processing degraded data is based on interpreting “invalid” signals as “unknown”. This is directly derived from the *Stephen Cole Kleene's "strong logic of indeterminacy"*.

Additional quality information – in addition to VALIDITY



Quality grading principles:

Invalid => the WORST

(Valid + Estimated) is better than **(Valid + Substituted)**

(Valid + Substituted) is better than **(Valid + ClockFailure)**

Detailed quality processing principles

OR gate:


- If one or more inputs are TRUE, pick the one with the best quality and pass it through to the output (this input is considered to “drive” the output directly).
- If all inputs are FALSE, the quality of the output is derived as the worst-case combination of the quality of all inputs (since all of the FALSE inputs are “driving” the output together).

AND gate: inverse of the OR gate approach, i.e. all TRUE inputs “drive” the output together and their quality needs to be “worst-case-combined”, while a FALSE input with the best quality would “drive” the output directly.

Analog operations on multiple inputs (ADD, SUBTRACT, PRODUCT, COMPARE etc.):


- All inputs are equally important, they “drive” the output together, hence their quality needs to be “worst-case-combined”.
- Exceptions are also possible that have increased tolerance to input data degradation, for example an AVERAGE function on 50 inputs that can tolerate the loss (invalidity) of up to 20% of all inputs – in this case the AVERAGE will still work on the remaining inputs, unless the loss tolerance limit is exceeded.

Additional considerations for phasor angles



1ms clock drift = 18° error

If any angle is not GPS-locked,
the output is **INVALID**



Frequency in the system does not
change quickly, PMUs also apply
filtering to frequency
signal.

Even if one or both of frequencies
is not GPS-locked, the output is
VALID

Angle Difference block Demonstration

The image displays a software development environment with several components:

- Block Diagrams:**
 - Inst_MetaDataCreator:** A block with inputs `valid`, `substituted`, `test`, and `blocked`. It outputs `floatIn1.sMetaData` and `boolIn1.sMetaData`. It is labeled "Valid" with status indicators: `valid1 = TRUE`, `substituted1 = FALSE`, `test1 = FALSE`, and `blocked1 = FALSE`.
 - Inst_SyncStateCreator:** A block with inputs `isLocked` and `unlockedTimeInSecs`. It outputs `floatIn1.sSyncState` and `boolIn1.sSyncState`. It is labeled "Synced" with status indicators: `isLocked1 = TRUE` and `unlockedTimeInSec1 = 0`.
 - Inst_MetaDataCreator1:** Similar to the first, with inputs `valid`, `substituted`, `test`, and `blocked`. It is labeled "Valid" with status indicators: `valid2 = TRUE`, `substituted2 = FALSE`, `test2 = FALSE`, and `blocked2 = FALSE`.
 - Inst_SyncStateCreator1:** Similar to the second, with inputs `isLocked` and `unlockedTimeInSecs`. It is labeled "Synced" with status indicators: `isLocked2 = TRUE` and `unlockedTimeInSec2 = 0`.
 - Inst_PhC_A...:** A block with inputs `floatIn1` and `floatIn2`, and output `floatOut`. It contains a $\Delta\delta$ symbol.
 - Inst_PhC_S...:** A Latch block with inputs `S`, `R`, and `rstTol`, and output `boolOut`.
- Variable Properties Window:**
 - Shows a list of variables with their values.
 - Variables `valid` and `isLocked` are highlighted in red, with "Valid" and "Synced" labels next to them.
 - Other variables include `substituted`, `test`, `blocked`, `floatIn1`, `floatIn2`, `floatOut`, `boolIn1`, `boolIn2`, `boolOut`, `boolValue1`, `boolValue2`, `digitals101`, `eventLoggerOK`, `eventLoggerSignalNames`, `eventLoggerSignals`, `execNumber`, `failedInputsCount`, `floatIn1`, `floatIn2`, and `floatOut`.

Angle Difference

Angle Difference block Demonstration




The diagram illustrates the configuration and output of the 'Angle Difference' block. It is divided into several sections:

- Input Variables:**
 - float\value1 = 8, bool\value1 = FALSE
 - float\value2 = 0.5, bool\value2 = FALSE
- Block Configuration (Left):**
 - Inst_MetaData Creator:** valid = TRUE, substituted1 = FALSE, test1 = FALSE, blocked1 = FALSE.
 - Inst_Sync State Creator:** IsLocked1 = FALSE, unlockedTimeInSec1 = 0.
- Block Configuration (Right):**
 - Inst_MetaData Creator1:** valid2 = TRUE, substituted2 = FALSE, test2 = FALSE, blocked2 = FALSE.
 - Inst_Sync State Creator1:** IsLocked2 = TRUE, unlockedTimeInSec2 = 0.
- Angle Difference Block:** A block labeled 'Inst_PhC_A...' with a $\Delta\delta$ symbol, receiving floatIn1 and floatIn2 and outputting floatOut.
- Variables Panel:**
 - boolOut: FALSE
 - floatIn1: 17
 - floatIn2: 0
 - floatOut: 1.21681
 - .sMetaData:** .valid = FALSE (Invalid), .substituted = FALSE, .test = FALSE, .blocked = FALSE.
 - .sSyncState:** .isLocked = FALSE (Unsynced), .timeQuality = 0, .unlocked... = 0.

STATEFUL FUNCTION: TIMERS, DELAYS, FILTERS (IIR AND FIR)

WORK STILL ONGOING

Pickup and Dropoff Timers

 <p>Delay on pick-up timer, t</p>		 <p>INPUT</p> <p>OUTPUT</p> <p>INPUT</p> <p>OUTPUT</p>
 <p>Delay on drop-off timer, t</p>		 <p>INPUT</p> <p>OUTPUT</p> <p>INPUT</p> <p>OUTPUT</p>


Quality Considerations for Timers

Intuitively, it was obvious that there were moments when the **current** state of the timer output is independent from the state (and hence validity) of the input. The output must then be considered **valid** even if the input is **invalid**.

This consideration was, unfortunately, not rigorous enough – it was not clear how to deal with other quality attributes. A more robust mathematical formulation was needed.

Proposed approach: Express all timers through AND and OR logic gates applied to buffered input values, with the length of the buffer equal to the timer delay. We already have a rigorous solution for quality processing in logic gates.

Quality Considerations for IIR Filter




If the input gets **invalid** once, the output becomes **invalid** and can never become **valid** again. No rigorous mathematical solution found so far. The engineering approach is to introduce a configurable timer that will reset the output to **valid** after the input has been valid for a certain duration of time.

Using Quality Aware Function Blocks in real projects

Application Function Blocks - examples

Inst_PhC_Ed... AnyEdge	Inst_PhC_GREATERTHANHRSH OP in thresh stabCnt hyst
Inst_PhC_AND &	Inst_PhC_DROP... IN T
Inst_PhC_ADD +	Inst_PhC_PICK... IN T D
Inst_PhC_COS COS	Inst_PhC_POWERCALC V P&Q P I Q
Inst_PhC_OR 1	Inst_PhC_RATEOFCHANGE INPUT BLOCK OUT VALPRC RoC WINSIZE TMPSTEP
Inst_PhC_P... *	





GE VERNOVA